PCIe 32G & 64G: System Design & Test Challenges

Panel

Thursday, January 30th, 3:45 pm





#DesignCon





Pegah Alavi

Senior Applications Engineer Keysight Technologies

Pegah is a Senior Applications Engineer at Keysight Technologies, where she focuses on Signal Integrity and High Speed Digital Systems and Applications. Prior to joining Keysight Technologies, Pegah worked on system level modeling of analog and mixed signal circuits in order to best predict the overall systems performance and accurately represent each component.



Rita Horner

January 28-30, 2020

Senior Technical Marketing Manager Synopsys, Inc.

Rita Horner is a Senior Technical Marketing Manager at Synopsys, with more than 25 years of experience in the area of mixed signal circuit design, ESD design, test and packaging of high speed integrated circuits for consumer, computing, and high end networking products, across a broad range of semiconductor process technologies. As a technical, product and strategic manager, she has worked on defining and managing ASSP, ASIC and Fiber Optic product lines, and has been focused on High Speed Serial Interconnect IPs. She participated and presented at multiple technical conferences, consortiums, and standards bodies including ANSI T11, IEEE 802.3, OIF, PCI-SIG and many Multi Souring Agreements. She has previous experience with Avago Technologies, Exar, Agilent Technologies, Hewlett-Packard and Intel. She holds an MSEE from the University of Tennessee, has a patent in IC packaging and has a number of technical publications.









Tim Wig

Signal Integrity Engineer, Intel Intel

Tim Wig joined Intel in 2001, where he works as a signal integrity engineer in a pathfinding and spec development group whose charter includes PCIe and other interconnect standards. Tim coordinates the Card ElectroMechanical (CEM) Spec document for Gen 4.0 and 5.0, and has contributed many of the signal integrity enablers that allowed PCIe to reach 16 and 32 GT/s. His primary focus is passive component, PCB, and channel level modeling, measurement, and optimization for PCIe CEM, though he also supports the M.2, U.2, and OCuLink standards. He holds a PhD in Engineering Science from Washington State University; and an a MS and BS in Electrical Engineering and a BS in Engineering Physics from the University of North Dakota. He delivered a tutorial on PCIe Gen 4.0 to DevCon 2016.



Ying Li

Senior SI/PI Engineer, **NVIDIA** Corporation

January 28-30, 2020

She works on high-speed serial interconnect and core power distribution network design for Nivdia GPU, DGX and Tegra systems. Prior to that, she was a SI engineer at Oracle Corporation focusing on Sparc system package and board high-speed signal analysis and measurements.







3



6

Patrick Casher

Pr. Product Development Engineer FIT-Foxconn

Patrick Casher received his BSEE and MSEE degrees in Electrical Engineering from Illinois Institute of Technology in 1991 and 2006 respectively. For his graduate work, his concentration of study was in the areas of electromagnetics, numerical methods, and high-speed circuit design. He has been working in the connector and cable interconnect industry for 18 years. Since 2018, he has been working as a Principal Product Development Engineer for Foxconn Interconnect Technology (FIT) as a member of their US R&D team. He holds a number of patents related to connectors, high-speed cable and cable assemblies.

Steve Kroowyk

New Product and Standards SI

Samtec

Steve is involved in new high-speed connector development and PCIe standards at Samtec. His 16 years of signal integrity experience has had a focus on the design, simulation, and correlation of PCIe interconnect and I/O. Previously, Steve was the PCIe tech lead for SI in Intel's data center division during Gen3 and Gen4 development. He is an author of the book High Speed Digital Design: Design of High Speed Interconnects and Signaling and holds a MS degree from the University of South Carolina.







January 28-30, 2020





Dan Froelich

Director of Systems Engineering Tektronix

Dan Froelich joined Tektronix in November 2018. For the prior 18 years Dan worked as an Intel engineer and architect focused on specification and compliance test methodology development for USB and PCI Express standards. Dan served as co-chair of the PCI-SIG electrical workgroup and technical editor for the electrical editor for the PCI express 2.0, 3.0, 4.0 and early 5.0 CEM specification development. In addition, Dan served as co-chair of the PCI-SIG electromechanical (CEM) workgroup and technical editor from 2005 to 2018 covering the PCI Express 2.0, 3.0, 4.0 and early 5.0 CEM specification development. In addition, Dan served as co-chair of the Serial Enabling (Compliance Program) workgroup from 2007 - 2018 and served as technical editor and technical lead or developer on many of the test specifications and tools used by the PCI-SIG compliance program. Dan also won an Intel Achievement Award as the overall technical lead on the USB 2.0 industry compliance program and wrote the USB 3.0 hub and isochronous protocol specifications. Dan Freelich graduated with honors and high distinction from Harvey Mudd College in 1996 with a BS in Physics. Dan holds 7 US patents with several more applications pending.

Rick Eads

January 28-30, 2020

Principal PCIe Program Manager Keysight Technologies

Rick Eads is a principal program manager at Keysight Technologies with expertise in technical/industrial marketing of test and measurement tools and electronic design automation software in the computer, semi-conductor, communications, and storage industries worldwide. Rick's specialty is precision product and solution definition. He provides technical leadership in driving standards within industry organizations for PCI Express, CCIX, GenZ, OCP, NVM Express, CEI 4.0, IEEE 802.3, ExpressCard, DDR, SATA, and InfiniBand. He markets test and measurement products covering oscilloscopes and associated compliance software tools, vector network analyzers, bit error ratio testers (BERTs) and EDA tools. Rick earned a MBA from the University of Colorado and holds a BSEE from Brigham Young University with an emphasis on digital design and computer architecture. Rick actively contributes to the development of the PCIe physical layer BASE, CEM, and Test specifications and has led electrical Gold Suite testing at PCI-SIG workshops worldwide since 2004.









- PCI Express Migration PCIe 5.0 @ 32GT/s → PCIe 6.0 @ 64GT/s Rita Horner
- PCIe simulation Challenges: From NRZ to PAM4 Pegah Alavi
- Improved PCB for Connector Tim Wig
- 32G and 64G Simulated Channels Ying Li
- Integrated Crosstalk for Components Patrick Casher
- Components and Cables Steve Krooswyk
- PCIe Test Challenges Dan Froelich
- PCIe @ 32G and 64G Test Challenges Rick Eads





6

PCI Express Migration PCIe 5.0 @ 32GT/s → PCIe 6.0 @ 64GT/s

Rita Horner

Technical Marketing Manager, Synopsys





January 28–30, 2020

#DesignCon



PCI Express 5.0 @ 32GT/s Specification Rev. 1.0



PCI-SIG PCIe 5.0 specification

- o Announced June 2017
- o 0.5 spec. December 2017
- o 0.7 spec. May 2018
- o 0.9 spec. November 2018
 - → 1st PCIe 5.0 PHY Demo @DesignCon Jan. 2019
- o 1.0 spec. released May 29, 2019
 - → 1st Live H/W Interoperability June 2019
 - Across broad range of channels, connectors, cables, PCB traces, and verified w/ broad range of T&M equipment, VIP and protocol analyzers





PCIe 5.0 @32GT/s is the Most Difficult NRZ Spec. Channel





January 28–30, 2020



q

PCIe 5.0 Applications

- Artificial Intelligence (AI) Accelerators
- Machine Learning (ML)

CPU Cache System Memory CCIX/ CXL Accelerator Device Cache CCIX/ CXL Device Memory

() informa markets

10

- Cloud computing/Visual computing → Cache Coherency enabling low latency heterogeneous computing (CXL, CCIX, GenZ, OpenCAPI)
- Networking/Servers
- Storage
- Automotive
- Gaming
- FPGA



🔰 🛛 January 28–30, 2020



PCI-SIG Roadmap



PCI-SIG Announced PCI Express 6.0 – June 2019



PCIe 6.0 specification features

- 64 GT/s raw bit rate (double PCIe 5.0 @ 32 GT/s)
- Delivers up to 256 GB/s via x16 configuration
- Utilizes PAM4 (Pulse Amplitude Modulation vs. NRZ
- Use of low-latency FEC (Forward Error Correction)
- Maintain backward compatible with all previous generations of PCIe technology
- Targets high performance computing requirements of AI/ML & data center application

Targeted for Release in 2021







Multi-Level Signaling vs. Binary Modulation PAM-4 (4-Level Pulse Amplitude Modulation) vs. NRZ (Non Return to Zero)



Channel Impairment Impact

- Additional voltage levels reduces the eye height by a factor of 3 in PAM-4
 - Signal-to-noise ratio (SNR) degrades
- Tx output eye width \rightarrow 1/2 to 2/3 of NRZ
 - Middle eye is the most symmetrical
 - Top and bottom eyes do not match the middle eye
- Impairments impact each of the three eyes differently
- Nonlinearity can significantly impact bit error rate
- Crosstalk and reflection have greater signal degradation impact







January 28–30, 2020

PCIe simulation Challenges: From NRZ to PAM4

Pegah Alavi

Senior Applications Engineer, Keysight Technologies





January 28–30, 2020

#DesignCon



PCIe 5.0, and the path forward

- PCIe 5.0 total channel loss: 36 dB @ 32GT/s
- PCIe 5.0 is NRZ signaling
 - o 32GT/s (NRZ) → 16 GHz Nyquist
- Next generation PCIe will be using PAM-4 signaling
- Next gen data rate 64 GT/s (using PAM-4)
 - o 64 GT/s (PAM-4) → 16 GHz Nyquist



PCIe 6.0 frequency







PAM-4 vs NRZ











PAM-4 vs NRZ

- PAM-4 operates at ½ the baud rate, requiring less bandwidth
- PAM-4 suffers ½ the loss in dB
- PAM-4 enables higher data rates over legacy channels
- PAM-4 has 9.6dB LESS usable SNR (1/3 of the level separation)



PAM-4 Design Challenges

- Nonlinearity between levels due to compression
- Lower SNR, more susceptible to jitter & noise
- CDR
- DFE
- Uses 3 slicers for symbol decision
- Slicer threshold tuning
- Timing skews between three slicers for optimal sampling
- Analog based architecture vs ADC based architecture
- More complex SerDes design, higher cost







PAM-4 Design Challenges

Non-linearity Due to Gain Compression

Eye of PAM4



Slicer Threshold Tuning & Adaptation



PAM-4: Three slicers in PAM-4, vs 1 in NRZ PAM-4:Thresholds must be adjusted (Value is 0 in NRZ) PAM-4: Threshold values can change with time due to adaptation







PCIe 6.0 Design/Simulation Challenges

- SERDES design much more complex
- Cost will likely be much higher (compared to existing PCIe devices)
- Modeling of SERDES will be more challenging
- Non-linear behavior must be captured in model for accurate simulation
- Simulation time might be significantly longer (if multiple CDR/DFEs are present in each model)
- Statistical simulations may not be feasible
- The good news: IBIS-AMI already has an established methodology for PAM-4 models







PAM-4 AMI Simulation Flow









Improved PCB for Connector

Tim Wig

Signal Integrity Engineer, Intel Corporation





January 28–30, 2020

#DesignCon



PCIe 5.0 Connector Interface

The PCIe CEM connector Add-in Card interface has been updated, affecting

- Add-in Card PCB edge finger geometry
- Baseboard/Host PCB contact footprint
- Connector performance
- Signal integrity engineers must closely supervise PCB layout, from pre-layout to tapeout, to ensure that all requirements are applied



- Only Surface Mount (SMT) PCIe CEM connectors are allowed for Gen 5.0
- Thru-Hole and Press-Fit connectors are not permitted beyond Gen 4.0







Add-in Card Edge Finger PCB Geometry

Add-in card updates improve signal integrity

- Gold edge fingers become <u>shorter</u> and <u>narrower</u> for PCle 5.0
 - o <u>0.60 mm</u> wide (was 0.70 mm in 4.0)
 - <u>3.00 mm</u>long (was 3.91 mm in 4.0)
- All edge fingers are now the same length
 - Previously, PRSNT1# & PRSNT2# pins were shorter to support unmanaged hot plug
 - \circ <u>Unmanaged</u> hot plug is deprecated for CEM 5.0







Add-in Card Edge Finger Shielding Planes

Tx-Rx NEXT was identified as the dominant signal integrity impediment

Two alternatives are being finalized for *Core Shielding Ground Planes* under the edge fingers to reduce Rx-Tx crosstalk (NEXT)

Version 1:

Two deep 1.50 mm long planes, cover the top half of the edge fingers

Planes lie 0.52 mm (21 mil) beneath the surface, i.e. within the middle 1/3 of the PCB







Add-in Card Edge Finger Shielding Planes

The core shielding strategy has been extended to

Version 2:

A second set of vias in the South side joined with a lateral bar on the first inner layer Metal 2

Core shielding planes extend ≈ 3.91 mm instead of 1.5 mm provide reductions in NEXT ≈ 20 dB









Baseboard PCB Connector Footprint

Baseboard/Host SMT connector footprint

- The baseboard SMT connector footprint solder pad width for PCIe Gen 5.0 is <u>0.53 mm</u>
 - For comparison, PCIe CEM Gen 4.0 mandated a 0.7 mm SMT pad width
- The connector footprint solder pad length for PCle Gen 5.0 is <u>2.0 mm</u>
 - $\circ~$ This dimension is unchanged from PCIe CEM Gen 4.0 $\,$







January 28-30, 2020



Baseboard PCB Connector Footprint

Baseboard/Host SMT Toe and Heel vias

- Every baseboard ground pad must have both <u>Toe</u> and <u>Heel</u> ground vias
- Place them as close as possible to the ground pads
- Generally useful with other SMT connector footprints, too







29 (

Baseboard PCB Connector Footprint

SMT voiding dimensions

- Ground plane voiding is required under the high speed pairs
- Do not void beneath sideband, power, or ground SMT pads
- Voiding on the only the adjacent ground plar is typically sufficient



0.10mm.

Do not void beneath

ground, power or

sideband pads

1.73mm.

0mm

This specific voiding size is <u>recommended</u>







Do not extend the

plane void in the "feed" direction

32G and 64G Simulated Channels

Ying Li

Senior SI/PI Engineer, NVIDIA Corporation





January 28–30, 2020

#DesignCon



Microstrip vs Stripline at 16GHz (both for Gen5/6)



@16GHz		Microstrip	Stripline
Trace Loss		~0.5dB less loss than stripline 🖌	
•	Trace Width	30% wider than stripline 🖌	
•	Humidity sensitivity	DK increase ~2% DF increase ~40%	Almost no impact at all frequencies ✓
•	Surface roughness	Up to 7um (HTE/RTF)	Better controlled (1um for HVLP) ✓
FEXT		10+dB worse than stripline	✓
Mode conversion		~20dB worse than stripline	v

Microstrip

Stripline

() informa markets

32





Microstrip vs Stripline impact on Full channel (worst loss)

-60

-80

-100





Gen5

MS MS humid

Long full channel common to differential mode conversion (NRC side)

Microstrin

Gen6 mid

SL

Stripline

- Full channel loss will mask the FEXT and Sdc differences
- Microstrip Humid 13% less margin than normal for Gen5, but only 4% for Gen6
- Stripline eye is only 4% better than microstrip in Gen5, but can be much 15% worse than Gen6 due to the extra via for layer transition



■ MS ■ MS humid ■ SL



January 28–30, 2020



South via added to AIC Golden Fingers

 Connector NEXT largely improvement (-40dB to -60dB range)





Figures from Intel &Samtec







South via added to AIC Golden Fingers-Channel Impact

- South via added to Add-in Card Golden Fingers will improve Gen6 margin by more than 50%, but only 10% for Gen5
- It will need extra procedures to the golden finger area, need to check manufacturing liabilities







Integrated Crosstalk Noise as a Component Requirement Modifying the Weighting Function (PSD) for a Connector Only Channel Component

Patrick Casher

Pr. Product Development Engineer, Foxconn Interconnect Technology





January 28–30, 2020

#DesignCon


Background

Initial question in the PCI SIG was

Can we allow excursions in the current proposed limit line requirement? If so, how much while maintaining functional channels?

- This set the stage to develop an improved, more meaningful, connector crosstalk performance requirement.
 - The current requirement was a traditional PCIe static limit line, a constant -40 dB to 16 GHz for both Power Sum DDNEXT and DDFEXT
- For the current 32 GT/s application and future applications 64 GT/s







37 (informa markets

Hypothesis

- This question can be answered by looking at the energy content of the crosstalk excursion and envelope.
- The power spectral energy in a random NRZ bit pattern is not constant versus frequency.
 - Location of the excursion would also be of interest.
- A more contemporary crosstalk constraint, ICN, is based on this power spectral density and is used in other standards.
 - Enables a trade-off between excursion magnitude and overall crosstalk floor.







January 28–30, 2020



Concerns

We initially discussed directly applying the traditional ICN formula to just the connector.

- Looking at the data we questioned the high frequency contribution to the final ICN value.
- In a channel we would expect these frequencies to have additional attenuation before the reaching the connector
- As a remedy, a proposal was made to add the channel loss to the frequency dependent weighting function.
 - Turned out this was previously presented at DesignCon¹ as ccICN (component contribution ICN)



ICN Integration Progress Example





39 (informa markets

ICN with Connector Embedded in Channel

- Weighting function modified to account for channel loss impact on power spectrum
- Component Contribution ICN, ccICN¹



Block Diagram of ICN $W_f(f)$ with Channel Loss Component







PCIe Channel Losses

AIC Losses

- o Total: 9.5 dB at 16 GHz max.
- $\circ~$ 2 to 4" of PCB trace, 5.5 dB at 16 GHz
 - Micro-strip routing, Megtron 6
- $\circ~$ 4 dB at 16 GHz of package loss

Host Losses

- o Total: 25 dB at 16 GHz max.
- $\circ~$ 4" to 16", 16 dB at 16 GHz
 - Strip-line and a routing via incl. stub
- $\circ~9~\text{dB}$ at 16 GHz package

Worst Case is Near-End Channel

- AIC side, short aggressor transmitter to receiver victim path, least attenuation of PSD
- Fresh Tx and attenuated Rx signal, low SNR potential



PCIe Channel Topology

- If channel is equalized for a long baseboard then, Tx FFE and Rx DFE will also significantly alter the PSD
 - Exacerbating the near end crosstalk









Channel Insertion Loss Plots

- 3D FEM Model (solid lines)
 - o Fitted with polynomial equation
 - Skin/proximity affect behavior, finite conductivity
- Approximation
 - Power Loss (linear) = $10^{\left(\frac{-IL_{PCB} \frac{f}{fb}}{10}\right)}$
 - Used for ICN Weighting function
 - Does not account for skin/proximity affect and finite conductivity

• Power Loss (dB) = $10 \cdot \log_{10} \left(10^{\left(\frac{-lL_{PCB} \cdot \frac{f}{fb}}{10}\right)} \right)$

• Linear approximation









Affect

Observations

- Overall connector ICN values of both NEXT and FEXT are significantly reduced. FEXT ICN magnitude the most.
- ICN contributions between 15 and 20 GHz are significantly reduced.
- A different prospective is provided. It was determined that ccICN values are more representative of channel impact by eye simulations. Better correlation was observed.



Frequency (GHz)

ccICN Integration Progress





January 28-30, 2020

ccICN (µV)



Integrated Crosstalk Noise, ICN

- With the improvement of adding channel loss it was further requested to consider the affects of equalization on connector ICN.
- Modified to account for equalization of losses



Block Diagram of ICN $W_f(f)$ with Equalized Channel Loss Component







Equalized Channel Insertion Loss Plots

NEXT PATH

 Next PSD has 15.5 dB at 16 GHz more energy than FEXT at same point

FEXT PATH

- FEXT has more attenuation than NEXT
 - 15.5 dB more @ 16 GHz
- Polynomial curves are flatter, better equalized
- "Nyquist" is not the worst-case point.
 - Other frequencies have higher contributions. 0
 - NEXT peak -15.4 dB at 9 GHz
 - FEXT peak -24.3 at 4.25 GHz



Frequency (GHz)







Comparison EQ Weighting Functions

Comparison and observation

- NEXT W_f(*f*) behaves similarly to equalized total PCB insertion loss shown earlier
 - The power peaks at 10.15 GHz (-8.7 dB), at 16 GHz drops of 3.1 dB from peak value
- FEXT W_f(*f*) similarly to an over equalized channel
 - to much high frequency content relative to the low frequency content
 - It's power peaks 4.4 GHz (-23.5 dB), at 16 GHz drops of 12.3 dB from peak value



Weighting Functions







Channel Equalization Affect on ccICN

- ccICN versus ccICN with Equalized Channel, ccICN'
 - Lower frequencies are attenuated, "deemphasized", by Tx FFE and Rx CTLE



Frequency (GHz)

ccICN' Integration Progress





Components and Cables

Steve Krooswyk

SI Design and PCIe Standards, Samtec





January 28–30, 2020

#DesignCon



Connector Validation with ICN:

We select the Green component to pass compliance



Reality: the Red component performs best in the System

Eye Height by ICN: Real Connector Models



System performance can be predicted with ICN





January 28–30, 2020



Selecting 85 or 100 Ohm Cables and Components:

Gen5 EH\EW



Return Loss for 100 Ohm and 85 Ohm Cable: Both Mated to 85-ohm PCB Route Which is Which?!





January 28–30, 2020



Selecting Impedance: A Closer Look



32 and 64G Cable Enablers



Gen6 64G-PAM4 NEXT Connector\Cable Crosstalk:



Near 60dB likely necessary, and some exceptions are OK

Component selection with single number





January 28-30, 2020



PCIe @ 32G and 64G Test Challenges

Rick Eads



Principal PCIe Program Manager, Keysight Technologies





#DesignCon





🔰 🛛 January 28–30, 2020



PCI Express 5.0 and 6.0 Channel Characteristics



DESIGNCON® 2020 WHERE THE CHIP MEETS THE BOARD



January 28–30, 2020



informa markets

Instrument Noise Impact to Eye Height @32Gb/s NRZ

- Data Rate = 32 Gb/s
- Composite Eye measured
 - o 2M UI
 - o CTLE applied -10dB to -15dB
- Channel -36dB @ 16GHz
- Generator
 - o TX preset P5
 - o 800mV Launch
 - o DMSI=10mV
 - o CMSI=0mV
 - o RJ-0.5ps
 - o <u>SJ=3.125ps@100MHz</u>









Clock Recovery for PAM4 Designs

Clock recovery (CR)

- $\circ\;$ Recovers a clock for the Rx to use in real systems
- Standards require scopes to emulate most basic CR used in real Rx (track out low-frequency jitter, trigger the scope)

PAM4 adds complexity

- o Transitions no longer only at 0V diff
- CR Loop BW reduced from 10 MHz to ~ 4 MHz (IEEE 802.3bs/cd and CEI-56G-PAM4, same for proposed "112G" standards)
- o 1st Order PLL (no peaking, 20 dB/decade roll-off)

Instrument clock recovery

- o Real-time oscilloscopes use software CR
- o Equivalent-time oscilloscopes (aka Sampling scopes) use hardware CR
- o CR needs to be able to lock onto "closed eyes"









New TX and RX Measurements for PAM4

- Multiple Eye Width & Eye Height Computations
- Eye Symmetry Mask Width (ESMW)
- Transmitter Linearity
- TX Output Jitter
 - \circ JRMS
 - o J3u, J4u
 - Even-Odd Jitter (EOJ)

measured very differently compared to legacy NRZ signals

K		Real-Time Oscalos	ope 70 GHz 250	G3478 10-111					nqnmarri	U/III	
FI	le Control Setup Di	splay Trigger	Measure/Ma	ark Math Ana	lyze Utilitie	s Help	4:1 5/21	2018		و العال	
Ru	n Stop Single 🔿 2	56 GSa/s	.81 Mpts	~~~~	~~~		GHz 🕤	S mV	50		
Tin	117 mV/ 0.0 0.0	v 🕘 🔿 📎	ц.								
ne Mi										469 r	
eas Ve	Real-Time 1.07559	Eye MUI								352 r	
ertica	7 withs									234 r	
al Meas			Sol				200	202		-23 117 r	
	(¢									-12 0.0	
		30					32			-117 m	
		22								-234 n	
										-352 n	
										-469 m	
8	-37.6 ps -30.1 ps	-22.6 ps	-15.1 ps	-7.53 ps	0.0 s	7.53 ps	15.1 ps	22.6 ps	30.1 ps	37.6 ps	
ř	Results (Measure All Edges)										
M	Measurement	Current	Mean	Min	^ <u> </u>	1 - 197			0000		
USE	O Eye 2/3 Width(1-2)	20.824 ps	20.866 ps	20.765 ps	9	198 - 395					
rem	O Eye 1/2 Width(1-2)	24.000 ps	24.042 ps	24.000 ps	a la	396 - 791					
ent	O Eye 0/1 Width(1-2)	20.882 ps	20.958 ps	20.765 ps	= *	792 - 1583					
0	Eye 2/3 Height(1-2)	102.6 mV	103.2 mV	102.6 mV		1584 - 316	6				
	S Eye 1/2 Height(1-2)	107.1 mV	107.1 mV	106.2 mV		3167 - 633					
	O Eye 0/1 Height(1-2)	109.0 mV	109.0 mV	109.0 mV		6334 - 126	66				
	2 Eye 2/3 Skew(1-2)	352.942 fs	302.522 fs	117.647 fs	100						
		00-	00.0	00 <	100						
	Eye 1/2 Skew(1-2)	0.0 5									





January 28–30, 2020



Measurement Challenges for PCIe 6.0

- What can be leveraged from test parameters and test methods developed for PAM-4 Signals established to-date by IEEE and OIF-CEI
- Choice of CDR model may be critical (higher PLL BW and Peaking could cause difficulty)
- Ensuring that measurements are performed at test points that have been equalized to achieve an open eye may be necessary
- SSC (Spread Spectrum Clocking) adds another layer of complexity
- FEC Performance and Native BER will be critical

January 28-30, 2020





60

Thank you!

QUESTIONS?







Back Up Slides to Support Q&A





January 28-30, 2020



References

 A method for calculating component level crosstalk contributions to Channel Crosstalk, DesignCon2018, C.-P. Kao, B. Rothermel, J. Stephens





January 28-30, 2020



Power Spectral Density

• Equation:

$$\circ \quad PSD = T_b \cdot \operatorname{sinc}^2(T_b \cdot f) = \frac{1}{f_b} \cdot \operatorname{sinc}^2(\frac{f}{f_b})$$

- PSD is the fundamental weighting term in ICN.
- Essentially the same PSD for 32 GT/s NRZ and 64 GT/s PAM4 signaling.
- Taken alone, this suggests there is up to 4 dB more energy available for crosstalk at low frequencies than at the "Nyquist"
 - Counter to a constant, static, limit line that constrains all frequencies equally.
 - What happens when channel losses, limited Tx rise-times and Rx bandwidths, and/or channel equalization is considered.
 - We will see.









Integrated Crosstalk Noise, ICN

- In ICN, a weighting function is used to weight the importance of the crosstalk magnitude at each frequency point.
- Terms in Weighting Function are based on powers
 - Scalar: A^2 , where A = signal amplitude
 - In PCIe's based on pk-to-pk voltage

$$- \left(\frac{A}{2}\right)^2 = \frac{1}{4} A^2$$

- o PSD: Power Spectral Density
- TX Filter: $|H(f_n)|^2 = \left[\frac{1}{1+(f_n/f_{nt})^4}\right]$, $f_{nt} = 0.2365/t_{nise}$ • Rx Filter: $|H(f_n)|^2 = \left[\frac{1}{1+(f_n/f_n)^8}\right]$, $f_r = \frac{3}{4}$ (data rate)
- $W(f) = \left(\frac{A^2}{4}\right) \cdot \left[\frac{1}{f_b} \cdot \operatorname{sinc}^2\left(\frac{f}{f_b}\right)\right] \cdot \left[\frac{1}{1 + (f_n/f_{nt})^4}\right] \cdot \left[\frac{1}{1 + (f_n/f_r)^8}\right] \cdot df$



Block Diagram of ICN $W_f(f)$





ICN Correlation to Eye Height

- Trend demonstrates that Eye Closure Increases as ccICN increases
 - Would including a channel loss term in ICN provide better correlation









ccICN Correlation to Eye Height

- Improved correlation to Eye Height
 - $\circ~~\sim$ -4 mV / 0.8 mV, slope of 5:1







Equalizer Filter, Tx 3-Tap FFE

Background

- o Based on PCIe Specification
 - However, if needed more taps can be added
- Converted from digital domain to frequency domain
 - $H(z) = \sum_{k=0}^{n \ taps} h_k z^{-k}$, where h_k are the tap values
 - $H(e^{j\omega}) = \sum_{k=0}^{n \ taps} h_k e^{-j\omega k} , i.e. \ H(e^{j\omega})$ $= -0.1 + 0.7 e^{-j\omega} 0.2 e^{-j2\omega} ,$ for preset P7
 - Where $e^{j\omega t} = \cos(\omega) + j\sin(\omega)$, Euler's formula







Tx 3-Tap DFE in dB (P0)







Equalizer Filter, Tx 3-Tap FFE

Addition Information

- Provided for reference only, gain (dB) based on P7
- o Equation

$$Tx \ FFE: \ |H(f_n)|^2 = |h_0 + \sum_{k=1}^{\# \ taps - 1} h_k (\cos\left(k \cdot 2\pi \frac{f_n}{f_b}\right) + jsin\left(k \cdot 2\pi \frac{f_n}{f_b}\right))|^2$$



32 GT/s, Log and Linear x-axes







Equalizer Filter, Tx 3-Tap FFE

Addition Information

Affect of pre-shoot on normalized power spectrum (dB)

w/ Pre-shoot (p7) De-emphasis Pre-shoot Boost	6.0 dB 3.5 dB 8.0 dB				
w/o Pre-shoot De-emphasis Pre-shoot Boost	8.0 dB 0.0 dB 8.0 dB				



Comparing w & w/o Pre-Shoot Same Boost





70 🔇

Equalizer Filter, Rx CTLE

Background

- o Based on PCIe Specification
 - Provides formula in *s* domain, converted to *f* domain
 - Reference steps from -5.0 to -15.0 dB, 1.0 dB increments
 - Formulas and graphs provided for reference and comparison

$$|H(f)|^{2} = 10^{\frac{G_{DC\,dB}}{10}} \cdot \left[\frac{\left(1 + \left(\frac{f_{n}}{f_{21}}\right)^{2}\right) \cdot \left(1 + \left(\frac{f_{n}}{f_{22}}\right)^{2}\right)}{\left(1 + \left(\frac{f_{n}}{f_{p1}}\right)^{2}\right) \cdot \left(1 + \left(\frac{f_{n}}{f_{p2}}\right)^{2}\right) \cdot \left(1 + \left(\frac{f_{n}}{f_{p3}}\right)^{2}\right) \cdot \left(1 + \left(\frac{f_{n}}{f_{p3}}\right)^{2}\right)} \right]$$





PCIe Gen 5 Base Specification Formula







Equalizer Filter, Rx CTLE

Additional Information

- Provided for reference only
- Rx CTLE equalization bandwidth to 11 GHz





32 GT/s NRZ , Log and Linear Y-Axis2





January 28–30, 2020


Comparison EQ Weighting Functions

Comparison and observation

- o Un-equalized vs. Equalized
 - Un-equalized curves over-weight lower frequencies, << 16GHz
 - Un-equalized curves over-weight higher frequencies, >> 16 GHz



Weighting Functions





